Manager, Project Management - Chip Design
NVIDIA · full-time · posted 15 Sep
You came here asking one thing. Salary?
$$$ → ???
They didn't say.
*The posting gives you no number to evaluate. That absence is part of the offer.
Second question — can you apply from where you sit?
Open to Israel
Compare it with where you sit.
→ inferred locally from your browser clock. nothing is stored.
The actual job
Manager, Project Management - Chip Design
NVIDIA
- Engagement
- Full-time
- Posted
- 1 day ago
What the posting asks for
- 10 years of experience
- RTL design (Verilog)
- Verification (UVM, SystemVerilog)
- Chip design/verification management
- System-On-Chip design/integration
Employer text
The posting, in its own words
NVIDIA's Switch ASIC group is seeking a top-tier ASIC technical manager to lead the development of our next-generation ASICs. Join us in shaping the future of technology! As an ASIC Project Lead, you will manage the pre-silicon development of NVIDIA's most advanced and complex switch ASICs — from concept to tape-out — and drive the chip through power-on and qualification to production release. You will collaborate with a cross-disciplinary team, interacting with unit-level ASIC, Physical Design, CAD, Package Design, Firmware & Software, DFT, System Design, Analog Design, and other specialized teams.What you'll be doing:Development Management: Lead the ASIC development from concept and architecture stages through micro-architecture, design, verification, and physical design until tape-out.Post-Silicon Execution: Drive chip power-on, bring-up, and qualification to production release.Execution Plans: Define and implement execution plans in collaboration with cross-discipline leaders in unit-level, full-chip, physical design, and firmware/software emulation.Roadmap Definition: Contribute to the definition of NVIDIA's switch ASIC roadmap.What we need to see:BS or MS in Computer or Electrical Engineering, or equivalent experience.10+ overall years of experience in chip design.5+ years of chip design/verification management experience as a second- or third-level manager, leading organizations of 50+ engineers.Proficiency in RTL design (Verilog), verification (UVM, SystemVerilog), System-On-Chip design/integration flow, and design automation.Strong system view with the ability to collaborate across multiple interfaces.Strong analytical and problem-solving skills.Excellent communication and teamwork abilities.Experience in synthesis and physical design is a plus.